Saltar al contenido principal
Volver a la búsqueda

FPGA Verification Engineer

Req ID: J2266995

  • Ubicación
  • Categoría Grupo de Servicios de Diseño
  • Publicado martes, 27 de abril de 2021
  • Tipo Tiempo completo

Descripción del Trabajo


As a Principal Engineer you will have developed an expertise in a particular field of engineering or within a particular sector. You will have lead design teams through full product development and into production. As a Principal, you will be expected to demonstrate a level of expertise in a particular area that matches or exceeds the expertise of our customers. You will consult on system architectures, assess technical requirements and competencies needed during quoting and oversee design progressions during product developments.

The FPGA verification development engineer will be a member of the team architecting and implementing digital solutions for 4G and 5G radio products, bringing-up new HW and circuit boards, testing and verifying FPGA RTL for wireless signal processing blocks and E2E design.

To independently design, develop, document, debug and test software and/or firmware on hardware platforms. Should have a good understanding of at least two FPGA programming languages and the ability to write, test and debug code independently. Working knowledge of Xilinx Vivado design and simulation environment, and Mentor Questa environment highly desired.


Technical Requirements and Job Functions:

  • Experience with FPGA design/synthesis, constraints, and timing closure

  • Proficiency with Verilog and SystemVerilog

  • Experience with Xilinx development toolchains (Vivado, ISE, and SDK)

  • 10+ years’ Experience developing testbenches (3+ years’ experience with UVM preferred) and use of third-party simulation tools such as Questa and ModelSim

  • Create and enhance constrained-random verification environments. Implement state of the art verification environment to facilitate testing of RTL against reference Matlab/C models, functional and behavioral simulation ay Block and Top Level

  • Develop detailed verification plans and write tests, run regressions, collect and report coverage matrices

  • Understanding of SoC Processor Subsystem to support software developers

  • Experience with wireless communication systems and signal processing desirable,. 

    Desirable: Familiar with Linux, Embedded C programming, Python scripting


Ability to read, analyze, and interpret general business periodicals, professional journals, technical procedures, or governmental regulations. Ability to write reports, business correspondence, and procedure manuals. Ability to effectively present information and respond to questions from groups of managers, clients, customers, and the general public.

Ability to work with mathematical concepts such as probability and statistics, and fundamentals of plane and solid geometry and trigonometry. Ability to apply concepts such as fractions, percentages, ratios, and proportions to practical situations.

Ability to define problems, collect data, establish facts, and draw valid conclusions. Ability to interpret an extensive variety of technical instructions in mathematical or diagram form and deal with several abstract and concrete variables. Ability to develop mathematical models of physical reality and solve them, then implement the results.


·         Masters degree in Engineering from an accredited four-year college or university
·         Minimum of 11-12 years of related experience and/or training
·         Minimum of 2 years experience as a Lead Engineer
·         Specific requirements as defined by the market sector
·         Or an equivalent combination of education, training or experience.

Image 17 (1)

¿No estás listo para aplicar? ¡Únase a la red profesional de Jabil!

Más información sobre las próximas oportunidades profesionales y eventos Jabil

Únete ahora